





Jeff (Jun) ZHANG, Ph.D.

Curriculum vitae (April 2024)

Contact Information	Arizona State University, <i>E-ma</i>	le: +1-516-697-9088 il: jeffzhang@asu.edu ele Scholar
Research Interests	Deep Learning, Computer Architecture, Embedded and Real-Time Systems	
Professional Experience	Arizona State University, Tempe, AZ Assistant Professor, School of ECEE	2023 -
	Harvard University, Cambridge, MA Postdoctoral Fellow	2020 - 2022
	Microsoft Research, Redmond, WA Research Intern, HoloLens AI Hardware Team	Fall 2018
	Samsung Semiconductor Inc., San Jose, CA Research Intern, Memory Platform Lab	Summer 2018
EDUCATION	New York University, New York	
	Ph.D., Electrical and Computer Engineering, Hunan University, Changsha, China	2015 - 2020
	M.Eng., 2013, B.Eng., 2011,<i>Magna Cum Laude</i>, with Honors in Engineering.	
Awards and Honors	IEEE Test and Reliability Top PicksMost impactful publications in the past 6 years in VLSI test an	d reliability, 2023
	IEEE Micro • Best Paper Award,	2022
	ACM/IEEE Design, Automation and Test in EuropeBest Paper Award Candidate,	2022
	ACM SIGDA/IEEE CEDA DATE PhD ForumShortlist for Best Presentation Award,	2020
	 TTTC's E.J. McCluskey Doctoral Thesis Competition Semifinalists at IEEE VLSI Test Symposium, 	2020
	IEEE VLSI Test SymposiumBest Paper Award Nomination,	2018
	New York University • Ernst Weber Fellowship,	2016, 2015
	 Ministry of Education of China National Scholarship for graduate students (top 1%), National Scholarship (top 2%), 	2012 2010, 2008

	Hunan University2012• Excellent Graduate Student,2012• Hunan University Fellowships for Master's Studies (top 10%),2011• Outstanding Graduates of Hunan Province (top 1%),2011• Merit Student, Excellent Student Cadre (top 4%),2011, 2010, 2008• The First Class Scholarship (top 5%),2009• Pacemaker to Merit Student (top 0.1%), HIGHEST honor,2009		
BOOK CHAPTERS	B.1 Hanif, M., Khalid, F., Rehman, S., Zhang, J., Liu, K., Theocharides, T., Artussi, A., Garg, S., and Shafique, M. "Robust Computing for Machine Learning-Based Systems", in Dependable Embedded Systems. Springer. 2021.		
US PATENTS	U.2 Ambardekar A., Zarar, S., Zhang, J. Selectively controlling memory power for schedule computations, US Patent App. 16/355,086, 2020.		
	U.1 Zarar, S., Ambardekar A., Zhang, J. Compression-encoding scheduled inputs for matrix computations, US Patent App. 16/261,199, 2020.		
Conference Proceedings	 C.26 Cassel dos Santos, M., Jia, T., Zuckerman., J., Cochet., M., Giri., D., Loscalzo., E.J., Swaminathan., K., Tambe, T., Zhang, J., Buyuktosunoglu, A., Chiu, K., Guglielmo, G., Mantovani., P., Piccolboni, L., Tombesi., G., Rodriguez, D., Wellman., J.D., Yang, E., Amarnath, A., Jing, Y., Mishra, B., Park, J., Suresh, V., Adve, S., Bose., P., Brooks., D., Carloni., L., Shepard., K., and Wei., G., A 12nm Linux-SMP-Capable RISC-V SoC with 14 Accelerator Types, Distributed Hardware Power Management, and Flexible NoC-Based Data Orchestration. International Solid-State Circuits Conference (ISSCC 2024). 		
	C.25 Wang, Z., Sun, J., Goksoy, A., Mandal, S., Liu, Y., Seo, J., Chakrabarti, C., Ogras. U., Chhabria, V., Zhang, J., and Cao, Y. <i>Exploiting 2.5 D/3D Heterogeneous Integration</i> for AI Computing. The 29th Asia and South Pacific Design Automation Conference (ASP-DAC 2024, Special Session).		
	C.24 Jokai, R., Tan, C., and Zhang, J. Fused Functional Units for Area-Efficient CGRAs. IEEE 25th International Symposium on Quality Electronic Design (ISQED 2024, Invited Paper). Apr., 2024.		
	C.23 Tan, C., Patil, D., Tumeo, A., Weisz, G., Reinhardt, S., and Zhang, J. VecPAC: A Vec- torizable and Precision-Aware CGRA. ACM/IEEE 42nd International Conference on Computer Aided Design (ICCAD 2023). San Francisco. Nov., 2023. (Acceptance rate: 172/750 = 23%)		
	 C.22 Tambe, T., Zhang, J., Hooper, C., Jia, T., Whatmough, P., Zuckerman., J., Cassel dos Santos, M., Loscalzo, E.J., Giri, D., Shepard., K., Carloni, L.P., Rush, A., Brooks., D., Wei., G. A 12nm 18.1TFLOPs/W Sparse Transformer Processor with Entropy-Based Early Exit, Mixed-Precision Predication and Fine-Grained Power Management. International Solid-State Circuits Conference (ISSCC 2023). 		
	C.21 Pfeiffer, K., Jia Y., Yin, M., KuVeldanda, A., Hu, Y., Trivede., A., Zhang, J., Garg., S., Erkip, E., Rangan, S., Righetti, Ludovic. <i>Path Planning Under Uncertainty to Localize mmWave Sources</i> . International Conference on Robotics and Automation (ICRA 2023).		
	 C.20 Cassel dos Santos, M., Jia, T., Cochet., M., Swaminathan., K., Zuckerman., J., Mantovani., P., Giri., D., Zhang, J., Loscalzo., E.J., Tombesi., G., Tien, K., Chandramoorthy., N., Wellman., J.D., Brooks., D., Wei., G., Shepard., K., Carloni., L.P., Bose., P. A Scalable Methodology for Agile Chip Development with Open-Source Hardware Components. ACM/IEEE 41st International Conference on Computer Aided Design (ICCAD 2022, Special Session). San Diego. Nov., 2022. 		

- C.19 Jia, T., Mantovani., P., Cassel dos Santos, M., Giri., D., Zuckerman., J., Loscalzo., E.J., Cochet., M., Swaminathan., K., Tombesi., G., Zhang, J., Chandramoorthy., N., Wellman., J.D., Tien, K., Carloni., L.P., Shepard., K., Brooks., D., Wei., G., Bose., P. A 12nm Agile-Designed SoC for Swarm-Based Perception with Heterogeneous IP Blocks, a Reconfigurable Memory Hierarchy, and an 800MHz Multi-Plane NoC. 48th European Conference on Solid-State Circuits (ESSCIRC 2022).
- C.18 Tan, C., Tambe, T., Zhang, J., Fang, B., Geng, T., Wei, G., Brooks, D., Tumeo, A., Gopalakrishnan, G., Li, A. ASAP-Automatic Synthesis of Area-Efficient and Precision-Aware CGRA. ACM 36th International Conference on Supercomputing (ICS 2022). (Acceptance rate: 23.6%)
- C.17 Zhang, W., Zhang, J., Xie, M., Liu, T., Wang, W., and Pan, C. M2M-Routing: Environmental Adaptive Multi-agent Reinforcement Learning based Multi-hop Routing Policy for Self-Powered IoT Systems. ACM/IEEE 25th Design, Automation and Test in Europe (DATE 2022). Antwerp, Belgium. Mar., 2022. (Acceptance rate: 25%)
- C.16 Zhang, S., Wang, R., Ma, D., Zhang, J., Yin, X., and Jiao, X. Energy-Efficient Brain-Inspired Hyperdimensional Computing Using Voltage Scaling. ACM/IEEE 25th Design, Automation and Test in Europe (DATE 2022, Interactive Presentation). Antwerp, Belgium. Mar., 2022. (Acceptance rate: 34%) Best Paper Award Candidate.
- C.15 Gupta, U., Hsia, S., Zhang, J., Wilkening, M., Pombra, J., Lee, H., Wei, G., Wu, C., and Brooks, D. *RecPipe: Co-designing Models and Hardware to Jointly Optimize Recommendation Quality and Performance.* IEEE/ACM 54th International Symposium on Microarchitecture (MICRO 2021). Oct., 2021. (Acceptance rate: 94/430=21.9%) Artifact Evaluation: Available, Functional, Reproduced.
- C.14 Zhang, J., Agostini, N., Song, S., Tan, C., Limaye, A., Amatya, V., Manzano, J., Minutoli, M., Castellana, V., Tumeo, A., Wei, G., and Brooks, D. *Towards Automatic and Agile AI/ML Accelerator Design with End-to-End Synthesis*. IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP 2021, Special Session). Jul., 2021.
- C.13 Tan, C., Agostini, N., Zhang, J., Minutoli, M., Castellana, V., Xie, C., Geng, T., Li, A., Barker, K., and Tumeo, A. OpenCGRA: Democratizing Coarse-Grained Reconfigurable Arrays. IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP 2021, Invited Paper). Jul., 2021.
- C.12 Zhang, W., Liu, T., Zhang, J., and Pan, C. SAC: A Novel Multi-hop Routing Policy in Hybrid Distributed IoT System based on Multi-agent Reinforcement Learning. IEEE 22nd International Symposium on Quality Electronic Design (ISQED 2021). Apr., 2021.
- C.11 Zhang, J., Elnikety, S., Zarar, S., Gupta, A., and Garg, S. Model-Switching: Dealing with Fluctuating Workloads in Machine-Learning-as-a-Service Systems. USENIX 12th Workshop on Hot Topics in Cloud Computing (HotCloud 2020), co-located with USENIX Annual Technical Conference (ATC 2020). Boston. July., 2020. (Acceptance rate: 22/95=23%)
- C.10 Zhang, J., Raj, P., Zarar, S., Ambardekar, A., and Garg, S. CompAct: On-chip Compression of Activations for Low Power Systolic Array Based CNN Acceleration. ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES) in conjunction with (ESWEEK 2019). New York. Oct., 2019. (Acceptance rate: 16/75=21%)

Also appears at ACM Transactions on Embedded Computing Systems (TECS).

- C.9 Zhang, J., Liu, K., Khalid, F., Hanif, M., Rehman, S., Theocharides, T., Artussi, A., Shafique, M., and Garg, S. Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities. ACM/IEEE 56th Design Automation Conference (DAC 2019, Special Session). Las Vegas. Jun., 2019.
- C.8 Zhang, J., Garg, S. FATE: Fast and Accurate Timing Error Prediction Framework for Low Power DNN Accelerator Design. ACM/IEEE 37th International Conference on Computer Aided Design (ICCAD 2018). San Diego. Nov., 2018. (Acceptance rate: 98/396 = 24.7%)
- C.7 Zhang, J., Rangineni, K., Ghodsi, Z., and Garg, S. *ThUnderVolt: Enabling Aggressive Voltage Underscaling and Timing Error Resilience for Energy Efficient Deep Neural Network Accelerators.* ACM/IEEE 55th Design Automation Conference (DAC 2018). San Francisco. Jun., 2018. (Acceptance rate: 168/691=24.3%) Interviewed by the Next Platform.
- C.6 Zhang, J., Gu, T., Basu., K., and Garg, S. Analyzing and Mitigating the Impact of Permanent Faults on a Systolic Array Based Neural Network Accelerator. IEEE VLSI Test Symposium (VTS 2018) . San Francisco. Apr., 2018. Best Paper Award Nomination at VTS'18; Selected as an IEEE Top Pick in Test and Reliability, 2023.
- C.5 Zhang, J., Garg, S. BandiTS: Dynamic Timing Speculation Using Multi-Armed Bandit Based Optimization. ACM/IEEE 20th Design, Automation and Test in Europe (DATE 2017). Lausanne, Switzerland. Mar., 2017. (Acceptance rate: 24%)
- C.4 Yasin, A., Zhang, J., Chen, H., Garg, S., Roy, S., and Chakrabory, K. Synergistic Timing Speculation for Multi-threaded Programs. ACM/IEEE 53th Design Automation Conference (DAC 2016). Austin. Jun., 2016. (Acceptance rate: 152/876=17%)
- C.3 Cui, X., Zhang, J., Wu, K., and Sha, E. *Efficient Feasibility Analysis of DAG Scheduling with Real-Time Constraints in the Presence of Faults.* IEEE 19th Asia and South Pacific Design Automation Conference (ASP-DAC 2014). Singapore. Jan., 2014.
- C.2 Zhang, J., Sha, E., Zhuge, Q., Yi, J., and Wu, K. *Efficient Fault-Tolerant Scheduling on Multiprocessor Systems via Replication and Deallocation*. IEEE/IFIP 11th International Conference on Embedded and Ubiquitous Computing (EUC 2013). Zhangjiajie, China. Nov., 2013. **Distinguished Paper**. Also appears at International Journal of Embedded Systems (IJES).
- C.1 Zhang, J., Deng, T., Gao, Q., Zhuge, Q., and Sha, E. *Optimizing Data Allocation for Loops on Embedded Systems with Scratch-Pad Memory.* IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012). Seoul. Aug., 2012.

JOURNAL PUBLICATIONS

- J.14 Zhang, W., Pan, C., Liu, T., Zhang, J., Sookhak, M., and Xie, M., *Intelligent Networking* for Energy Harvesting Powered IoT Systems. ACM Transactions on Sensor Networks. 2024
- J.13 Sun, C., Luo, H., Jiang, H., Zhang, J., and Li, K., COFFEE: Cross-Layer Optimization for Fast and Efficient Executions of Sinkhorn-Knopp Algorithm on HPC Systems. IEEE Transactions on Parallel and Distributed Systems (TPDS). 2023
- J.12 Curzel, S., Agostini, N., Castellana, V., Manzano, J., Zhang, J., Brooks, D., Wei, G., Ferrandi, F., and Tumeo, A., *End-to-end Synthesis of Dynamically Scheduled Machine Learning Accelerators*. IEEE Transactions on Computers, Special Issue on Hardware Acceleration of Machine Learning. 2022.

- J.11 Agostini, N., Curzel, S., Zhang, J., Limaye, A., Tan, C., Amatya, V., Minutoli, M., Castellana, V., Manzano, J., Brooks, D., Wei, G., and Tumeo, A., *Bridging Python to Silicon Smartly: The SODA Toolchain.* IEEE Micro, Special Issue on Compiling for Accelerators. 2022. Best Paper Award.
- J.10 Yin, M., Veldanda, A., Trivedi, A., Zhang, J., Pfeiffer, K., Hu, Y., Garg, S., Erkip, E., Righetti, L., and Rangan, S., *Millimeter Wave Wireless Assisted Robot Navigation with Link State Classification*. IEEE Open Journal of the Communications Society (OJ-COMS). 2022.
- J.9 Zhang, J., Raj, P., Zarar, S., Ambardekar, A., and Garg, S. CompAct: On-chip Compression of Activations for Low Power Systolic Array Based CNN Acceleration. ACM Transactions on Embedded Computing Systems (TECS), Special Issue on Papers from ESWeek 2019. Two US Patents Granted with Microsoft.
- J.8 Zhang, J., Ghodsi, Z., Rangineni, K., and Garg, S. Enabling Timing Error Resilience for Low-Power Systolic-Array Based Deep Learning Accelerators. IEEE Design & Test, Special Issue on Robust and Resource-Constrained ML. 2019.
- J.7 Zhang, J., Basu, K. and Garg, S. Fault-Tolerant Systolic Array Based Accelerators for Deep Neural Network Execution. IEEE Design & Test. 2019. Top 5 Accessed Articles in March 2021.
- J.6 Cui, X., Zhang, J., Wu, K., Garg, S. and Karri, R. Split Manufacturing Based Register Transfer Level Obfuscation. ACM Journal on Emerging Technologies in Computing. 2019.
- J.5 Wang, Y., Li, K., Zhang, J., and Li, K. Energy Optimization for Data Allocation with Hybrid SRAM+ NVM SPM. IEEE Transactions on Circuits and Systems I: Regular Papers. 2017.
- J.4 Sha, E., Wang, L., Zhuge, Q., Zhang, J., and Liu, J. Power Efficiency for Hardware/software Partitioning with Time and Area Constraints on MPSoCs. International Journal of Parallel Programming (IJPP). Special Issue on Top Papers from IFIP 10th Network and Parallel Computing. 2015. Springer.
- J.3 Peng, S., Ouyang, A., and Zhang, J.. An Adaptive Invasive Weed Optimization Algorithm. International Journal of Pattern Recognition and Artificial Intelligence. 2015.
- J.2 <u>Zhang, J.</u>, Sha, E., Zhuge, Q., Yi, J., and Wu, K. *Efficient Fault-Tolerant Scheduling on* <u>Multiprocessor Systems via Replication and Deallocation</u>. International Journal of Embedded Systems (IJES). Distinguish paper from IEEE 10th Embedded and Ubiquitous Computing. 2014.
- J.1 Zhang, J., Deng, T., Gao, Q., Zhuge, Q., and Sha, E. *Optimizing Data Placement of Loops* for Energy Minimization with Multiple Types of Memories. Journal of Signal Processing Systems (JSPS). 2013. Springer.

Posters, Preprints and Invited Talks

- P.12 From High-Level Frameworks to custom Silicon with SODA. IEEE Hot Chips 34 Symposium (HCS), August, 2022
- P.11 Enabling Efficient, Robust, and Intelligent Autonomous Machines. The Fifth International Workshop on Design Automation for Cyber-Physical Systems (DACPS), July, 2022
- P.10 SODALITE: Software Defined Accelerators from Learning Tools Environment. Presenter, NSF Workshop on Machine Learning Hardware Breakthroughs Towards Green AI and Ubiquitous On-Device Intelligence, Nov., 2020

- P.9 Energy Efficient and Reliable Deep Learning Accelerator Design. Guest Lecture, ECE 618, George Mason University, Jan. 2022 Guest Lecture, ECE 8405, Villanova University, Apr. 2021
 Presenter, NSF Workshop on Machine Learning Hardware Breakthroughs Towards Green AI and Ubiquitous On-Device Intelligence, Nov., 2020
 Guest Lecture, ECE 538, The University of New Mexico, Oct., 2020
 Harvard Architecture, Circuits, and Compilers Group, Aug., 2020
 ACM SIGDA/IEEE CEDA DAC PhD Forum. Online. July., 2020.
 ACM SIGDA/IEEE CEDA DATE PhD Forum. Grenoble, France. Mar., 2020.
 TTTC's E.J. McCluskey Doctoral Thesis Competition. San Diego, CA. Apr., 2020.
 Microsoft HoloLens Team. Redmond, WA, USA. Aug. 28, 2018.
- P.8 *Model-Switching: Dealing with Fluctuating Workloads in MLaaS Systems.* Invited Talk, Microsoft Advertising Group. Sunnyvale, CA, USA. Apr. 14, 2020.
- P.7 Leveraging Model Diversity for High QoS Deep Learning Inference in the Clouds. Workshop on Hardware and Algorithms for Learning On-a-Chip (HALO 2019) in conjuction with ICCAD 2019. Westminster, CO. Nov. 7, 2019.
- P.6 CompAct TPU: Enabling Compressed Activation Memories for Low-Power DNN Acceleration.
 Work-in-Progress Session of the ACM/IEEE 56th Design Automation Conference (DAC 2019). Las Vegas. Jun. 2–6, 2019.
- P.5 Energy-Efficient and Fault-Tolerant Hardware Accelerators for Deep Learning. NYU WIRELESS Open House. Brooklyn, NY, USA. Jan. 25, 2019.
- P.4 SparseTPU: Exploiting Sparsity for Energy-Efficiency in Systolic Arrays. Microsoft Research. Redmond, WA, USA. Nov. 16, 2018.
- P.3 *RL-IOD: Minimizing SSD Read Tail Latency.* Samsung Semiconductor Memory Platform Lab. San Jose, CA, USA. Aug. 8, 2018.
- P.2 Enabling Extreme Energy Efficiency Via Timing Speculation for Deep Neural Network Accelerators.
 Workshop of the 1st Computational Intelligence & Soft Computing (CISC 2017) in conjunction with PACT 2017. Portland, Oregon, USA. Sep. 10, 2017.
- P.1 Massad, ME., Zhang, J., Garg, S. and Tripunitara, MV. Logic Locking for Secure Outsourced Chip Fabrication: A New Attack and Provably Secure Defense Mechanism. arXiv:1703.10187. 2017.
- Vikas Natesh, Thierry Tambe (PhD Harvard)
 Spring 2021
 Project: Exploring the use of Non-volatile Memories in 3DIC Architectures.
- Akshaj Veldanda, Mingsheng Yin (PhD NYU)
 Project: Cooperative Action-perception Manipulation over 5G.
 Publication: [J.11] IEEE OJ-COMS
- Parul Raj (MSc NYU) Spring 2019
 Project: Systolic Array Based CNN Accelerator on FPGA.
 Publication: [C.10] ESWeek'19, [J.9] ACM TECS'19, NYU Master thesis
 First Employer: Design Verification Engineer at Apple
- Monish Narendra Kapadia, Karan Mamaniya (MSc NYU)
 Spring 2019
 Project: Thermal Analysis for Deep Learning Accelerators.

RESEARCH

MENTORING

	• Rafael Jin (MSc - NYU)	Spring 2018
	Project: Optimization on Bandwidth-constraint Systolic Array Publication: NYU Master thesis First Employer: Software Engineer at Akuna Capital	for CNN.
	• Fengyang Jiang (MSc - NYU)	Fall 2017
	Project: Physical Design Optimization for CNN Acceleration. First Employer: Ph.D. student at Pennsylvania State University	
	• Kartheek Rangineni (Undergraduate - IIT/NYU)	Summer 2017
	Project: Efficient Deep Learning Accelerator Design. Publication: [C.7] DAC'18, [J.8] IEEE Design & Test'19 First Employer: Firmware Engineer at Intel	
TEACHING Experience	 Arizona State University, Tempe, Arizona Course Instructor EEE 598 Advanced Hardware and Systems for ML. 	Fall 2024, 2023
	 Arizona State University, Tempe, Arizona Course Instructor EEE 525 VLSI Design. 	Spring 2024, 2023
	 Harvard University, Cambridge, Machachusetts Course Assistant Topics in Mixed-Signal Integrated Circuits. 	Fall 2022, Spring 2021
	 Harvard University, Cambridge, Machachusetts <i>Teaching Fellow</i> Design of VLSI Circuits and Systems. 	Spring 2022
	 New York University, Brooklyn, New York <i>Teaching Assistant</i> Fall 2016, 2017, Computer Architecture. Spring 2017, Introduction to VLSI. 	2016 - 2017
ACADEMIC	Organizing Committee	
SERVICE	• Career Fair @ESWEEK,	2024, 2023
	SIGDA Job Fair @ICCAD, ACM CADethlar @ICCAD	2024-2022
	ACM CADathlon @ICCAD,Early Career Workshop @DAC,	2024-2022 2023
	 Early Caleer Workshop @DAC, Artifact Evaluation @HPCA,	2023
	Student Activities @ICCAD,	2023
	• The NOPE Workshop @ASPLOS,	2022
	Guest Editors, Special Session Organizers	
	• Special Topic on "3D Logic and Memory for Energy Efficient Con	mputing," IEEE Journal
	on Exploratory Solid-State Computational Devices and Circuits (JZ	
	• Special Session: "Gen. AI for Chip Design" @VTS,	2024
	 Special Session: "Enabling Chiplet-based Custom Designs" @ASP Special Session: "Algorithms, Architectures, and Circuits for Effici @ISQED, 	
	• Special Issue: "Parallel and Distributed Computing Technique for	
	Intelligence," Journal of Parallel and Distributed Computing,	2024
	Session Chairs	
	• "Performance modeling & analysis" @ISPASS,	2024

"Learning on the Edge" @ISQED, "Fast and Tructurer thy Embadded Systems" @ICCAD	20 20
 "Fast and Trustworthy Embedded Systems" @ICCAD, "Performance, Power and Temperature Aspects in Deep Learning 	
 "Accelerating the Inference: Transformers, Graphs and Others" @ 	-
• Accelerating the interferce. Transformers, Graphs and Others (G IPC Member, Invited Reviewer	yDAC, 20
 ACM/IEEE International Conference on Computer-Aided Desigr 	n (ICCAD) 20
 Activities International Conference on Computer-Aided Design International Conference on Compilers, Architectures, and Synt 	
tems (CASES/ESWEEK)	20
 MLCommons ML and Systems Rising Stars, 	2024, 20
 IEEE Transactions on Computer-Aided Design of Integrated Circ 2019 	cuits and Systems, 202
• 1st IEEE International Workshop on LLM-Aided Design,	20
• PhD Forum@DAC,	2024, 202
IEEE Computer Architecture Letters,	2024, 20
• International Symposium on Quality Electronic Design (ISQED)	[System-level Design a
Methodologies (SDM) Track Co-chair],	20
• International Symposium on Performance Analysis of Systems 2024	and Software (ISPAS
• Design Automation Conference (DAC),	2024-20
• International Conference on Computer Design (ICCD),	2024 -20
• IEEE Computer Society Annual Symposium on VLSI (ISVLSI),	20
• VLSI Design Conference (VLSID),	20
 ACM Transactions on Embedded Computing Systems, 	20
• Student Research Forum (SRF)@ASP-DAC,	20
• IEEE Transactions on Circuits and Systems II: Express Briefs,	2023-20
 ACM Transactions on Sensor Networks, 	20
• IEEE Embedded Systems Letters,	2023, 2020, 20
 Future Generation Computer Systems, 	20
• The Conference on Machine Learning and Systems (MLSys),	20
• ACM Transactions on Design Automation of Electronic Systems,	
• IEEE Transactions on Wireless Communications,	20
• IEEE Internet of Things Journal,	20
• IEEE International Symposium on Workload Characterization (II	
• International Symposium on Computer Architecture (ISCA),	20
International Parallel & Distributed Processing Symposium (IPD)	
• IEEE Transactions on Circuits and Systems,	20
• IEEE Journal on Emerging and Selected Topics in Circuits and Sylver and Applications	
 Journal of Low Power Electronics and Applications, Consurrance and Computation: Practice and Experience 	20 20
Concurrency and Computation: Practice and Experience,USENIX OSDI Artifact Evaluation Committee,	20
 OSENIX OSDI Attract Evaluation Committee, ACE Transactions on Architecture and Code Optimization, 	20
 ACE transactions on Arcintecture and Code Optimization, IEEE Open Journal of Circuits and Systems, 	20
 IEEE Open Journal of Circuits and Systems, IEEE Transactions on Very Large Scale Integration Systems, 	2019, 20
 Journal of Systems Architecture, 	2019, 20
Journal of Systems Arcinecture,IEEE Access,	20
IEEE Access,Journal of Pattern Recognition and Artificial Intelligence,	20
 Journal of Fattern Recognition and Artificial Intelligence, IEEE Design & Test, 	20
	20

SKILLSProgramming: C/C++, PYTHON (NUMPY, NUMBA), LUA, BASH, OPENMP, VERILOG, TCL
Framework & Tools: MATLAB, TORCH/PYTORCH, TENSORFLOW, KERAS, MODELSIM,
CADENCE GENUS/VIRTUOSO, XILINX ISE, VIVADO HLS, ALTERA QUARTUS, DOCKER